Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Senior Principal Design Verification Engineer, Location: Santa Clara, CA

Page: 1

Senior Principal Design Verification Engineer

, advanced die-to-die and packaging technology, and optimized low-power techniques. As part of the Marvell Data Center Design... Verification Team, you will verify all of the circuitry that goes inside our chips for the general market and for specific...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 05 Oct 2025

Senior Principal Verification Engineer

, advanced die-to-die and packaging technology, and optimized low-power techniques. As part of the Marvell Data Center Design... Verification Team, you will verify all of the circuitry that goes inside our chips for the general market and for specific...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 27 Sep 2025

Senior Principal Verification Engineer

, advanced die-to-die and packaging technology, and optimized low-power techniques. As part of the Marvell Data Center Design... Verification Team, you will verify all of the circuitry that goes inside our chips for the general market and for specific...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 20 Aug 2025

AI/ML Design Verification Methodology Lead Engineer

: As a AI/ML Design Verification Methodology Lead, will involve in developing and implementing verification strategies..., and coverage-based verification methodology Experience with C/C++, assembly language. Knowledge of low power design concepts...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 10 Oct 2025

Senior Principal Digital IC Design Engineer

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Our design team works on state...-of-the-art datacenter and AI SOCs. As a member of the R&D team, you will design world-class hardware for the industry...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 30 Oct 2025

Senior Principal Analog Mixed-Signal IC Design Engineer

and performing design verification using industry standard tools such as SPICE, Spectre, MATLAB etc. Should be comfortable carrying... out layout activities in nanometric technologies and be able to supervise physical design. Should be able to work in the...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 16 Aug 2025

Principal Engineer, Physical Design

RTL, verification, and CAD, to ensure cohesive and optimized design execution. Mentor and coach senior and junior... methodologies that enable scalable, high-performance implementation. As a Principal Engineer, you will operate at the intersection...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 29 Oct 2025
Salary: $146850 - 220000 per year

DevOps and Continuous Integration Engineer, Lead, Senior Staff or Principal

Verification Engineer responsible for designing, implementing, and managing automated CI/CD pipelines and infrastructure. Manage... experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Software Engineer...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 26 Aug 2025

Principal System Software Engineer - CUDA Driver

We are hiring senior engineers to work on the CUDA driver, a core component of our platform for accelerating general... system. As a member of our team, you will use your design abilities, coding expertise, and creativity to deliver the...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 05 Oct 2025

Sr. Software Engineer- EC2 Windows OS Technologies team, EC2 Windows

- Prior experience with at least one full software development cycle from architect, design, code, review, verification.... We are hiring Senior Software Development Engineers to make Amazon Elastic Compute Cloud (EC2) the best place to run enterprise...

Company: Amazon
Location: Santa Clara, CA
Posted Date: 11 Sep 2025

GPU Power Architect/Microarchitect Lead

, VLSI and IP design fundamentals Deep familiarity with ASIC/SoC Design cycles and methodologies including RTL, Verification..., Emulation, Physical Design and post-si validation Fluent familiarity with power tools like Power Artist and PTPX. Principal...

Posted Date: 09 Oct 2025

Sr. Technical Leader, Technology & Platform, Research & Early Development

and verification, including experimental design, planning, execution, troubleshooting, data analysis, and review for all materials... as a technical lead or principal engineer for at least one full product development cycle of a complex life science instrument...

Company: Roche
Location: Santa Clara, CA
Posted Date: 19 Sep 2025