Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SMTS Verification Engineering, Location: Bangalore, Karnataka

Page: 1

SMTS Verification Engineering

Overview: Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional SMTS Verification... and engineers in the world developing products that make data faster and safer. As a SMTS Verification Engineer, you’ll play...

Company: Rambus
Posted Date: 05 Dec 2025

SMTS Verification Engineering

Verification Engineer to join our PCIe Express IP Products team in Bangaluru, India. The successful candidate will participate... in pre-silicon RTL Verification activities related to PCIe Controller SoftIP development, on leading-edge PCI-Express and CXL...

Company: Rambus
Posted Date: 13 Dec 2025

Lead IP Design Verification Engineer

your career. SMTS SILICON DESIGN ENGINEER THE ROLE: Involves assuming the consultative or leadership responsibilities... whenever needed Own complex part of design verification. Mentor juniors and be responsible of getting work done from others. Tasks...

Posted Date: 12 Dec 2025

Senior Design Verification Lead

your career. SMTS SILICON DESIGN ENGINEER THE ROLE: As an SMTS Design Verification Engineer in AMD’s Infinity (Data) Fabric... verification concepts and tools is a plus. ACADEMIC CREDENTIALS: Bachelors or Masters degree in computer engineering/Electrical...

Posted Date: 15 Oct 2025

IP Verification Lead( LPDDR/DDR PHY)

_ SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the Circuit Technology Group, you will help bring to life cutting...-edge designs. As a member of the front-end Verification team, you will work closely with the architecture, IP design...

Posted Date: 24 Sep 2025

DFT Lead - Design for Test - ATPG

your career. SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the Radeon Technologies Group, you will help bring... good communication and problem-solving skills. KEY RESPONSIBLITIES: Implementation and verification of DFT architecture...

Posted Date: 05 Dec 2025

Senior DFT Engineer

your career. SMTS SILICON DESIGN ENGINEER THE ROLE: We are seeking a highly experienced DFT (Design for Test) Senior MTS... and efficiency. Collaborate with Cross-Functional Teams Work closely with design, verification, and physical design teams...

Posted Date: 21 Nov 2025

IP/RTL Design Lead

your career. SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the Radeon Technologies Group, you will help bring... issues Work closely with verification teams to ensure quality component development Work closely with Physical design...

Posted Date: 20 Nov 2025

RTL/IP Design Lead

your career. SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the Data Fabric Team , you will help bring to life... architecture, Verification and Physical Design teams to achieve first pass silicon success. THE PERSON: A successful candidate...

Posted Date: 20 Nov 2025

High Speed Memory/IO Circuit Lead (Mixed Signal)

your career. SMTS SILICON DESIGN ENGINEER THE ROLE: Be part of AMD’s analog/mixed signal IP design team responsible for the... blocks circuit and architecture technical specifications, AMS pre-silicon verification, AMS post-silicon characterization...

Posted Date: 19 Nov 2025

DFT (DFX) Lead Engg

. MBIST planning, implementation, and verification. Support Test Engineering on planning, patterns, and debug. Support... your career. SMTS SILICON DESIGN ENGINEER THE ROLE: Circuit Technology team is looking for a passionate and experienced DFT...

Posted Date: 14 Nov 2025

Sr. Lead Software Development Eng

: Senior Member Technical Staff (SMTS) – Embedded Software (Data Center GPU & SPSE) AMD India (SPSE... all the development work done by Core engineering in Data Center GPU , with a strong focus on enabling differentiating...

Posted Date: 14 Nov 2025

GPU / CPU physical design Lead

_ SMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced CPU physical design..., CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), EM/IR and signoff. Handling different PNR...

Posted Date: 02 Oct 2025