Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: CPU RTL Methodology Engineer, Location: Santa Clara, CA

Page: 1

CPU RTL Methodology Engineer

Summary: We are seeking a highly skilled and versatile engineer who thrives at the intersection of RTL design and CAD... to streamline design and debug processes. You'll work closely with CPU design teams to support RTL development, triage issues...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 16 Nov 2025

CPU Physical Design Engineer

design. Description As a CPU Physical Design Engineer, you will drive or participate in the following: • Drive RTL-to-GDS... groundbreaking Apple products! Apple's Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level physical...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

CPU Implementation Engineer

implementation. Description As a CPU Implementation Engineer, you will drive or participate in the following: • Work with micro... groundbreaking Apple products! Apple's Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

CPU Design Timing Engineer

. Description As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project. Responsibilities include... to improve analysis flows and engineer efficiency. • Work extensively with CPU micro-architects and Implementation engineers...

Company: Apple
Location: Santa Clara, CA
Posted Date: 29 Oct 2025

CPU DFT Verification Engineer

. Description As a CPU DFT Verification Engineer, you will have the following responsibilities: • Work closely with architecture, RTL... in Python, Perl, or TCL Experience or academic knowledge in design verification methodology. Understanding of verification...

Company: Apple
Location: Santa Clara, CA
Posted Date: 29 Oct 2025
Salary: $126800 - 190900 per year

CPU Design Timing Engineer

. Description As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project. Responsibilities include... to improve analysis flows and engineer efficiency. • Work extensively with CPU micro-architects and Implementation engineers...

Company: Apple
Location: Santa Clara, CA
Posted Date: 29 Oct 2025

CPU Processor Power Management Verification Engineer

. Description As a CPU Processor Power Management Verification Engineer, you will have the responsibilities as follows: • Work closely... with architecture and RTL designers on verifying the functionality correctness of the Power Management and Clock Control logic • Develop...

Company: Apple
Location: Santa Clara, CA
Posted Date: 28 Oct 2025
Salary: $126800 - 190900 per year

Senior Staff GPU Validation and Emulation Engineer

experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm GPU Engineer.... Job Description: Synthesize the Verilog RTL and create models and compile them to emulators like Veloce/Palladium/Zebu and/or FPGA platforms...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 17 Dec 2025

GPU Prototype and Validation Engineer, Staff

methodology to improve the area/performance of the synthesized FPGA RTL. System level RTL simulation & design verification... experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm GPU Engineer...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 05 Dec 2025