Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: AI and ML Power Methodology Engineer, Location: Santa Clara, CA

Page: 1

AI and ML Power Methodology Engineer

with HW/ML experts and infrastructure teams. You'll work together to create new and improved ways to fix and improve power... improvements in architecture, design, and power management. What you'll be doing: Research, develop and own advanced AI/ML/DL...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 27 Jan 2026

Power Methodology Engineer, Data Center Hardware IPs

-performance computing hardware used in large-scale AI and machine learning applications Driving power methodology for AI-specific..., physical design). Analysis and modeling: Creating power models and scripts for performance/power trade-offs. Methodology...

Posted Date: 26 Nov 2025

Senior Physical Design Methodology Engineer, Innovus Flows

engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA... and methodology improvements to deliver best-in-class PPA solutions across all our product lines Use AI/ML approaches to CAD...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 25 Jan 2026

Senior Physical Design Methodology Engineer, PPA Fusion Compiler

Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team... implementation of ML-based solutions Familiar with aspects of chip design including Floor planning, Clock and Power distribution...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 22 Jan 2026

Physical Design Methodology Engineer

RESPONSIBLITIES: Physical design and signoff methodology development for advanced nodes and High performance Automation to improve... design PPA (Power, Performance, Area) and ensure a high-quality design environment for an SOC Full chip / sub-system/ Tile...

Posted Date: 08 Nov 2025

AI ML Engineer, RTL Power Optimization – New College Grad 2026

, micro-architecture, RTL Design, methodology and AI based power optimization solutions. You will collaborate with Architects... Intelligence, with ability to apply ML techniques to EDA and silicon power problems. Previous experience debugging RTL or gate...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 25 Jan 2026
Salary: $116000 - 189750 per year

Senior Design Verification Engineer

Job Details: Job Description: Intel is seeking a highly technical Senior Design Verification Engineer... product families. You will establish verification strategy and methodology, drive technical development with deep expertise...

Company: Intel
Location: Santa Clara, CA
Posted Date: 08 Jan 2026

Senior Principal Engineer, Physical Design

opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance... SoC programs, overseeing synthesis, floorplanning, power grid design, place and route, clock tree synthesis, timing...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 13 Dec 2025