SystemVerilog/UVM Design Verification Engineer

and take ownership of verification deliverables within a UVM/SystemVerilog environment. The engineer will collaborate with design... of experience in Pre-Silicon Design Verification (FPGA or ASIC). Strong proficiency in SystemVerilog and UVM (must be able to work...