Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Synopsys, Location: USA

Page: 6

FPGA Verification Engineer - Mountain View, CA- HYBRID

tools (e.g., QuestaSim, Synopsys VCS). Knowledge of code coverage and functional coverage analysis. Excellent debugging...

Company: PSRTek
Location: Mountain View, CA
Posted Date: 05 Feb 2026

CPU Core Design Verification Engineer

with strong interpersonal skills to work across teams in different geographies Working experience on CAD tools from Synopsys, Cadence...

Posted Date: 05 Feb 2026

Graphics RTL Design Engineer

years. · Experience with Verilog/SystemVerilog design, Synopsys synthesis, low power design, test plan development...

Company: Qualcomm
Location: Boxborough, MA
Posted Date: 05 Feb 2026

Tile-Level Place & Route (PnR) - Physical Design Engineer

flows from netlist to GDSII using industry-standard EDA tools (Cadence Innovus, Synopsys ICC2/FC). Timing & Power Analysis...-on PnR experience. Advanced technology nodes (7nm, 5nm, or below). Tools: Cadence Innovus, Synopsys FC, PrimeTime, Calibre...

Location: Austin, TX
Posted Date: 05 Feb 2026

ASIC/FPGA Design Engineer (MES)

Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA with HLS, Mentor EDA Family suite : Questa, VIPs, UVM framework.... Proficient with CDC, RDC. Formal EDA. Proficient in VHDL. Proficient with Synthesis/PAR: SDC, Synopsys Synplify, Vivado...

Location: Camden, NJ
Posted Date: 05 Feb 2026
Salary: $96515 - 121500 per year

New College Grad, ASIC Verification Engineering

: Familiarity with industry-standard simulation tools (e.g., Synopsys VCS, Cadence Xcelium, or Siemens Questa). Programming Skills...

Company: SanDisk
Location: Milpitas, CA
Posted Date: 04 Feb 2026

Memory Chip Design Engineer

Proficiency in Cadence Virtuoso (VXL), Mentor Graphics Calibre, or Synopsys IC Validator Capability to work closely with circuit...

Company: Western Digital
Location: San Jose, CA
Posted Date: 04 Feb 2026

Cybersecurity Senior Engineer (DAST SME)

Professional, Qualys Web Application Scanning (WAS), WhiteHat Sentinel (Synopsys) or other comparable tools. Experience...

Company: Truist
Location: Raleigh, NC
Posted Date: 04 Feb 2026

Analog Layout Engineer

. Thorough knowledge of industry standard EDA tools from Cadence, Mentor and Synopsys. Experience with layout of high...

Company: Broadcom
Location: San Jose, CA
Posted Date: 04 Feb 2026
Salary: $120000 - 192000 per year

Software Automation Consulting Director

Strong proficiency in Java, C++, and Python. Experience with EDA environments (Cadence, Siemens/Mentor, Synopsys) strongly preferred...

Company: Advantest
Location: San Jose, CA
Posted Date: 04 Feb 2026

ASIC Physical Design Lead (remote)

integrity (IR drop/EM), Low power design and UPF Strong hands on proficiency with Cadence and/or Synopsys physical design...

Location: Dayton, OH
Posted Date: 04 Feb 2026

ASIC Physical Design Lead (remote)

integrity (IR drop/EM), Low power design and UPF Strong hands on proficiency with Cadence and/or Synopsys physical design...

Location: Portland, OR
Posted Date: 04 Feb 2026

Memory Chip Design Engineer

Proficiency in Cadence Virtuoso (VXL), Mentor Graphics Calibre, or Synopsys IC Validator Capability to work closely with circuit...

Company: Western Digital
Location: San Jose, CA
Posted Date: 04 Feb 2026
Salary: $145800 - 194400 per year

Associate Engineer, Physical Design Engineering

. Familiarity with EDA tools (Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Ansys RedHawk, etc.). Working knowledge of Tcl...

Company: Analog Devices
Location: San Jose, CA
Posted Date: 04 Feb 2026
Salary: $86043 - 118309 per year

ASIC Physical Design Lead (remote)

integrity (IR drop/EM), Low power design and UPF Strong hands on proficiency with Cadence and/or Synopsys physical design...

Location: Boston, MA
Posted Date: 04 Feb 2026

ASIC Physical Design Lead (remote)

integrity (IR drop/EM), Low power design and UPF Strong hands on proficiency with Cadence and/or Synopsys physical design...

Location: Irvine, CA
Posted Date: 04 Feb 2026

Staff Design Verification Engineer

automation tools (Cadence/Synopsys) and formal verification techniques Scripting and Automation: Advanced proficiency in Python...

Company: Analog Devices
Location: Somerset, NJ
Posted Date: 04 Feb 2026
Salary: $131285 - 190108 per year

FPGA Prototyping Engineer

Prototyping & SoC Mapping Partition large SoC RTL for multi-FPGA platforms (Synopsys HAPS or equivalent). Perform synthesis... SystemVerilog/Verilog. Hands-on experience with Synopsys HAPS, Protium, Palladium, or other FPGA/emulation platforms. Experience...

Posted Date: 04 Feb 2026

ASIC Physical Design Lead (remote)

integrity (IR drop/EM), Low power design and UPF Strong hands on proficiency with Cadence and/or Synopsys physical design...

Location: Austin, TX
Posted Date: 04 Feb 2026

ASIC Physical Design Lead (remote)

integrity (IR drop/EM), Low power design and UPF Strong hands on proficiency with Cadence and/or Synopsys physical design...

Location: San Diego, CA
Posted Date: 04 Feb 2026