Sr. Staff Timing Engineer

Expect ASIC design engineer responsible for post RTL design flow. He/She will be responsible for block and /or chip level... synthesis, timing closure, DFT generation and ECOs. The responsibilities include but not limited to. Improve the design...