Senior ASIC Verification Engineer

for verification, such as SystemVerilog C++, Java, etc. - Experience with verification methodologies (OVM/UVM) - Highly skilled... partitioned large ASICs - SystemVerilog/C++ co-simulation - Overall knowledge of the ASIC development process - RTL design...