Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Senior ASIC RTL Design Engineer, Location: Santa Clara, CA

Page: 1

Senior ASIC RTL Design Engineer

IP/ASIC design and Verilog RTL development Experience in full IP design cycle, requirements definition, architecture... and post silicon validation. Expert on Verilog RTL design and has experience of multiscale digital IP/ASIC projects...

Posted Date: 26 Dec 2025

Senior ASIC Design Engineer, Memory Controller

NVIDIA is looking for a Senior ASIC Design Engineer for our Memory Controller team! As a Senior ASIC Engineer, you'll...). Extensive experience in micro-architecture and RTL development Relevant experience with various stages in the ASIC design flow...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 25 Dec 2025

Senior ASIC Design Engineer

NVIDIA is looking for a Senior ASIC Design Engineer to join our Memory Subsystem Team! As a Senior ASIC Design... engineer at NVIDIA, you'll join a group of hard-working engineers to design and implement innovative coherent fabrics...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 14 Dec 2025

Senior ASIC Design Engineer

We are looking for a Senior ASIC Design Engineer to join our Switch Silicon team. As a Design Engineer at NVIDIA... and/or SystemVerilog), with a focus on high bandwidth data paths. A deep understanding of ASIC design flows including RTL design...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 20 Nov 2025

Senior ASIC Design Engineer - DFX

We are now looking for a Senior ASIC Design Engineer - DFX NVIDIA has continuously reinvented itself over two decades... Engineering or related field. 5+ years of hands-on experience in SoC architecture, RTL design, and verification...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 26 Oct 2025

Senior ASIC Physical Design Engineer, Netlisting

, to amplify human inventiveness and intelligence. We are now looking for a motivated Senior ASIC Physical Design Engineer... of hardware architecture and hands-on skills in RTL/logic design for timing closure. Experience in clock-domain-crossing...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 07 Oct 2025

Senior ASIC Design Engineer - Hardware

We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design..., Computer Arithmetic, CMOS transistors and circuits is required. Understanding of ASIC design flow including RTL design...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 24 Dec 2025

Senior ASIC Design Engineer – Clocks IP

ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team... of timing closure to innovate and implement new Clocking topologies in RTL. Collaborate with Physical design and timing team...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 29 Oct 2025

Senior ASIC Design Engineer (NetSec)

specifications. Design SystemVerilog RTL that meets area, performance, and power targets. Verify your blocks with simulation... coverage, and add design-for-debug features. Partner with physical-design teams: review synthesis/timing reports, rewrite RTL...

Location: Santa Clara, CA
Posted Date: 17 Dec 2025

Senior ASIC Design Engineer (NetSec)

specifications. Design SystemVerilog RTL that meets area, performance, and power targets. Verify your blocks with simulation... coverage, and add design-for-debug features. Partner with physical-design teams: review synthesis/timing reports, rewrite RTL...

Location: Santa Clara, CA
Posted Date: 17 Dec 2025

Senior ASIC Design Engineer

NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU... (or equivalent experience) in Electrical Engineering or Computer Engineering. 5+ years of proven experience working on ASIC design...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 10 Dec 2025

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

understanding of ASIC design flow including RTL design and verification, DFT, and ECO. Strong communication and interpersonal...As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 21 Nov 2025

Senior Reset and Boot ASIC Engineer

NVIDIA is looking for a Senior Reset and Boot ASIC Engineer to join our System ASIC team! NVIDIA has continuously... of system-level functions like Reset or Chip Boot Solid frontend ASIC design skills, including RTL design, asynchronous...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 30 Sep 2025

Senior ASIC Engineer

will have: *RTL Design *ASIC front-end experience *Scripting Languages knowledge (e.g. Perl or Python) Minimum Qualifications...: • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 02 Nov 2025
Salary: $126700 - 190100 per year

Senior ASIC Verification Engineer - GPU

of verification experience Exposure to Computer Architecture, ASIC design and verification methodology is required Strong ability...NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 11 Oct 2025

Senior SOC Design Engineer

NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate... with brilliant minds to build cutting-edge GPUs and SOCs that power everything from AI to gaming! As a Senior SOC Design Engineer...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 10 Dec 2025

Senior Principal Digital IC Design Engineer

Design Engineer at Marvell, you will be part of the DCE – Connectivity Business Group, contributing to the development... for subsystems and IP blocks. Lead RTL development and integration, ensuring modularity, reusability, and compliance with design...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 12 Nov 2025

Senior Principal Engineer, Physical Design

understanding of current design technologies used in major foundries Strong understanding of ASIC design flow, RTL integration... Expect As a senior leader in the central physical design team, you will: Shape the long-term vision for physical design...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 13 Dec 2025

Senior SRAM Circuit Design Engineer

and signoff flows Expert with ASIC design semi-custom and full-custom flow Hands-on experience running SPICE simulation...We are looking for a Senior SRAM Circuit Designer! NVIDIA has continuously reinvented itself over two decades...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 19 Nov 2025

Senior Staff Engineer, Physical Design

across various disciplines such as Digital/RTL/Analog to ensure design convergence and integration in a timely manner Implement... verification) using industry standard EDA tools Work with RTL design teams to drive assembly and design closure. Provide...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 06 Dec 2025
Salary: $124420 - 186400 per year