Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: RTL Design Engineer, Location: California

Page: 11

Strategic Sourcing Engineer, Silicon

). Strong knowledge of SoC design flow including RTL, synthesis, place-and-route, timing analysis, and verification. Experience dealing... fast. Strategic Sourcing Engineer, Silicon Mission: focus on the evaluation and technical support of EDA, chiplets...

Company: Groq
Location: San Jose, CA
Posted Date: 26 Sep 2025

Senior Staff Formal Verification Engineer

fast. Senior Staff ASIC Formal Verification Engineer Mission: This position will focus on formal verification of Groq... of Language Process Unit (LPU). Cross-functional Collaboration: Partner with architecture/RTL teams to specify properties...

Company: Groq
Location: Palo Alto, CA
Posted Date: 26 Sep 2025

Silicon Power Analysis and Optimization Engineer

design 2) Proficiency in RTL design languages like Verilog or VHDL 3) Proficiency in programming languages like Perl... the development phases - Support RTL and gate-level power rollup and analysis - Work closely with design...

Company: Managed Staffing
Location: San Jose, CA
Posted Date: 26 Sep 2025

Silicon Power Analysis and Optimization Engineer

design 2) Proficiency in RTL design languages like Verilog or VHDL 3) Proficiency in programming languages like Perl... the development phases - Support RTL and gate-level power rollup and analysis - Work closely with design...

Company: Managed Staffing
Location: San Jose, CA
Posted Date: 25 Sep 2025

Silicon Power Analysis and Optimization Engineer - San Jose, CA - AMDJP00004575

in next-generation chip design. Key Responsibilities: Develop and implement IP-level RTL power optimization methodologies... RTL and gate-level power roll-up and analysis. Partner closely with RTL and physical design teams to identify...

Company: Seneca Resources
Location: Santa Clara, CA
Posted Date: 25 Sep 2025

ASIC Engineer, Networking Architecture and Modeling

design, micro-architecture, RTL design, Design Verification, Firmware/Software development, Pre-Post silicon validation...As a Networking ASIC Engineer on the Infrastructure Silicon team at Meta, you will play a key role in shaping the...

Posted Date: 24 Sep 2025

GNSS Software Engineer

solutions, Offshore Design Centers (ODCs), and staff augmentation across key areas like RTL Design, UVM Verification, Emulation..., FPGA Validation, DFT, RTL-to-GDSII, Physical Design, Mask Layout, and Silicon Bring-up. Our embedded services include...

Company: Prodapt
Location: San Jose, CA
Posted Date: 24 Sep 2025

SOC Verification Engineer

team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration..., Emulation, Design Verification, Test and Validation, and FW/SW engineering. The SOC Verification Engineer will be responsible...

Company: Apple
Location: San Francisco, CA
Posted Date: 23 Sep 2025
Salary: $126800 - 190900 per year

GNSS Software Engineer

services. We offer turnkey solutions, Offshore Design Centers (ODCs), and staff augmentation across key areas like RTL Design..., UVM Verification, Emulation, FPGA Validation, DFT, RTL-to-GDSII, Physical Design, Mask Layout, and Silicon Bring-up...

Company: Prodapt
Location: San Jose, CA
Posted Date: 23 Sep 2025

C-Simulation Engineer

teams such as HW/SW Co-design, RTL design, verification, emulation, post silicon validation, firmware and software..._ THE ROLE: AMD is looking for a C-Simulation Engineer passionate about driving the cutting-edge hardware modelling...

Location: Folsom, CA
Posted Date: 21 Sep 2025

Silicon Implementation Engineer – Custom Circuits

Silicon Implementation Engineer with deep expertise in custom circuits and physical design. This individual-contributor role... design, circuit design, and scripting/automation; working knowledge of RTL and microarchitecture is preferred. Hands...

Company: OpenAI
Location: San Francisco, CA
Posted Date: 19 Sep 2025

Emulation Engineer

+ years of experience in emulation or FPGA-based prototyping. Deep familiarity with RTL design (SystemVerilog/VHDL... closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering...

Company: OpenAI
Location: San Francisco, CA
Posted Date: 19 Sep 2025

CPU Silicon Validation Engineer

next groundbreaking Apple product! In this role, you will be at the center of a chip design effort that collaborates with many disciplines... functional validation of our CPUs, with the aim of identifying logic design and circuit bugs. You will be developing CPU test...

Company: Apple
Location: Santa Clara, CA
Posted Date: 19 Sep 2025

Reliability/DFX Engineer

industry experience focused on reliability across the chip/platform stack. Hands-on experience with RTL design and DFT... closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering...

Company: OpenAI
Location: San Francisco, CA
Posted Date: 19 Sep 2025

Sr. DSP and Wireless Systems Engineer, Digital RF Systems

at Amazon! The Role: As a Sr. DSP and Wireless Systems Engineer working in the Digital RF Systems team..., you will be responsible for DSP architecture definition, design and simulation of DSP blocks in wireless communication SOCs that are used...

Company: Amazon
Location: San Diego, CA
Posted Date: 18 Sep 2025

CPU Processor Performance Verification Engineer

with architects and RTL designers on verifying the performance features of the design and correlating with performance models... next groundbreaking Apple product. In this highly visible role, you will be at the center of a chip design effort collaborating...

Company: Apple
Location: Santa Clara, CA
Posted Date: 18 Sep 2025
Salary: $126800 - 190900 per year

CPU Processor Performance Verification Engineer

with architects and RTL designers on verifying the performance features of the design and correlating with performance models... verification, or RTL design experience Experience in digital logic design, CPU architecture, and microarchitecture Experience...

Company: Apple
Location: Santa Clara, CA
Posted Date: 18 Sep 2025

Senior Systems Prototyping Engineer

Clara, CA. What you'll be doing: Build FPGA prototypes by making RTL FPGA-friendly, partitioning the design and taking... prototyping platforms. We are now looking for a Senior Systems Prototyping Engineer to join our Emulation team onsite in Santa...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 18 Sep 2025

CPU Processor Performance Verification Engineer

with architects and RTL designers on verifying the performance features of the design and correlating with performance models... verification, or RTL design experience Experience in digital logic design, CPU architecture, and microarchitecture Experience...

Company: Apple
Location: Santa Clara, CA
Posted Date: 18 Sep 2025

FPGA Engineer III

. A DAY IN THE LIFE: As an FPGA Engineer III, you will design, develop, and test Field Programmable Gate Arrays (FPGAs..., reliability, and safety standards. WHAT YOU'LL DO: Design & Implement: Develop and optimize RTL/synthesizable FPGA/SoC logic...

Company: Innoflight LLC
Location: San Diego, CA
Posted Date: 18 Sep 2025
Salary: $125000 - 145000 per year