Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Lead IP / RTL Design integration Engineer, Location: Bangalore, Karnataka

Page: 1

Lead IP / RTL Design integration Engineer

your career. Drive and lead execution with SOC teams for Design. Drive efficiency on execution of SOC for integration as well.... Has understanding on SOC and IP development milestones and drive execution to meet them. Strong understanding of SOC design...

Posted Date: 09 Sep 2025

Lead RTL SOC Design & integration Engineer

_ SMTS SILICON DESIGN ENGINEER Drive and lead execution with SOC teams for Design. Drive efficiency on execution of SOC.... Strong understanding of SOC design methodology & related flows. (Design integration including UPF, Lint, CDC, RDC, CLP, LEC...

Posted Date: 10 Sep 2025

IP/RTL Design Lead

_ MTS SILICON DESIGN ENGINEER THE ROLE: The focus of this role is to microarchitect , design and deliver data fabric IP... to 10 years of working experience in ASIC design Proficiency in Verilog/SystemVerilog RTL Experience in full IP design...

Posted Date: 16 Aug 2025

RTL / Soc Design & Integration Lead

and accelerator IP ASIC design flow and direct experience with ASIC RTL design and Integration. Digital design and experience...-on technical leadership in developing microarchitecture, implementing the design in RTL, RTL Integration etc. ensuring quality...

Posted Date: 29 Oct 2025

Lead Design Engineer - Digital IP

requires a strong background in design methodologies, hands-on experience with industry-standard tools, and the ability to lead.../participate in design efforts from planning through execution. Key Responsibilities: Understand IP architecture, micro...

Posted Date: 07 Sep 2025

CPU/Core/Processor RTL Design Architect

of high performance x86-core ISA features, clock/reset/power features of processor, IP Integration, sub-system level design..., implementing the RTL using low power techniques Responsible for the inter IP integration issues resolution Own the Clock-Domain...

Posted Date: 14 Sep 2025

IP/ Subsystem Design Lead

with the IP/SoC team. KEY RESPONSIBLITIES: Design of IP and subsystems with integration of AMD and other 3rd party IPs... your career. SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the Computing and Graphics Group, you will help bring...

Posted Date: 25 Oct 2025

IP Prototyping Engineer

will own the design cycle from RTL development through lab bring-up and system-level integration, collaborating closely... your career. SMTS SOFTWARE SYSTEMS DESIGN ENGINEER THE ROLE: We are seeking an FPGA-Based Design & Validation Expert...

Posted Date: 31 Oct 2025

Lead Physical design, Physical Implementation

, and design cycle time reduction. Experience in floorplanning, establishing design methodology, IP integration, checks for logic... your career. SMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced physical...

Posted Date: 08 Nov 2025

Senior Staff Engineer, Physical Design

at Marvell. Key responsibilities include: Work with design teams across various disciplines such as Digital/RTL/Analog... to ensure design convergence and integration in a timely manner. Implement/support designs with multi-voltage designs through...

Company: Marvell
Posted Date: 01 Nov 2025

Principal Engineer, Physical Design

at Marvell. Key responsibilities include: Work with design teams across various disciplines such as Digital/RTL/Analog... to ensure design convergence and integration in a timely manner. Implement/support designs with multi-voltage designs through...

Company: Marvell
Posted Date: 01 Nov 2025

Senior Staff Engineer, Physical Design

at Marvell. Key responsibilities include: Work with design teams across various disciplines such as Digital/RTL/Analog... to ensure design convergence and integration in a timely manner. Implement/support designs with multi-voltage designs through...

Company: Marvell
Posted Date: 15 Oct 2025

Associate III - VLSI IO Design

of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA...: Quality of the deliverables: * Ensure clean delivery of the design and module in-terms of ease in integration at the top level...

Company: UST
Posted Date: 13 Sep 2025

STA Synthesis Lead

, DFT, and IP teams to ensure smooth integration and address physical design concerns affecting scan shift and scan capture... your career. SMTS SILICON DESIGN ENGINEER THE ROLE: The focus of this role will involve driving the physical design flow...

Posted Date: 01 Nov 2025

Technical Lead I - VLSI PD CAD

Backend or Analog design with minimal supervision Outcomes: * Work as an individual contributor owning any one task of RTL... in integration at the top level Meeting functional spec / design guidelines 100% without any deviation or limitation Documentation...

Company: UST
Posted Date: 12 Sep 2025

Principal Product Engineer

Engineer – Memory IP Products Join a growing and dynamic IP team and help lead the proliferation of best-in-class Memory PHY... support for customers with IP usage and integration, and post-silicon bring-up and test support for IP in customer devices...

Posted Date: 23 Oct 2025

Senior DFT Engineer, SSG

. Make history. We are seeking a seasoned and strategic Sr DFT Engineer to Lead end-to-end Design-for-Test (DFT) planning... leadership in taking chips from design to volume production. As a Senior DFT Engineer, you will be both the technical owner...

Company: Amazon
Posted Date: 24 Oct 2025

Associate III - VLSI - SCL

of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA...: Quality of the deliverables: * Ensure clean delivery of the design and module in-terms of ease in integration at the top level...

Company: UST
Posted Date: 01 Nov 2025

Associate II - VLSI

by the client / manager per skill set Additional Comments: JD: • Experience with FPGA system design from IP Integration... to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development • Experience with AMD Vivado & Vitis...

Company: UST
Posted Date: 29 Oct 2025

Associate II - VLSI DFT

of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor... work on any one task of RTL Design/Module in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks...

Company: UST
Posted Date: 14 Oct 2025