Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Lead Formal Verification Engineer, Location: Markham, ON

Page: 1

Lead Formal Verification Engineer

your career. THE ROLE: AMD is looking for a Lead Formal Verification Engineer leader passionate about driving the cutting-edge... verification technology without deep formal verification knowledge Lead the research group for emerging formal verification...

Location: Markham, ON
Posted Date: 26 Nov 2025

Lead Formal Verification Engineer

your career. Responsibilities: THE ROLE: AMD is looking for a Lead Formal Verification Engineer leader passionate... verification technology without deep formal verification knowledge Lead the research group for emerging formal verification...

Location: Markham, ON
Posted Date: 26 Nov 2025

Memory PHY RTL Design Lead

your career. Responsibilities: THE ROLE: The Memory PHY team is looking for a highly skilled Senior / Lead Design Engineer...: You are an experienced digital design engineer with deep knowledge of DDR PHY/controller architecture and JEDEC specifications...

Location: Markham, ON
Posted Date: 20 Dec 2025

Memory PHY RTL Design Lead

your career. THE ROLE: The Memory PHY team is looking for a highly skilled Senior / Lead Design Engineer for RTL development..., and architecture teams develop leading edge and differentiating IPs. THE PERSON: You are an experienced digital design engineer...

Location: Markham, ON
Posted Date: 19 Dec 2025

Manager / Lead of DV Engineering Team

, you will lead a group of skilled verification engineers focused on developing and carrying out verification strategies for AMD’s DFT...’s portfolio. KEY RESPONSIBILITIES: Lead and manage a team of design verification engineers by providing technical direction...

Location: Markham, ON
Posted Date: 19 Oct 2025

Physical Design Engineer (DSP)

, signal integrity, crosstalk noise/delay analysis, and formal verification. Manage tapeout activities, ensuring sign-off..., EM) and low-power design techniques. Familiarity with formal verification , understanding of DFM and post-silicon validation...

Company: Qualcomm
Location: Markham, ON
Posted Date: 20 Dec 2025

ASIC Design Engineer

closure, formal verification, gate-level simulations, and block-level functional verification. Experience in implementation..., above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact About Marvell Marvell...

Company: Marvell
Location: Markham, ON
Posted Date: 30 Nov 2025