Collaborate with design engineers to resolve functional discrepancies Skills: * 5+ years of experience in ASIC verification... designs Create and maintain testbenches using SystemVerilog and UVM Design and implement efficient verification environments...