Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Design Verification Engineer - RTL, Location: USA

Page: 17

SoC Machine Learning Design Engineer

for optimizations in RTL Design, Verification, and Power/Performance/Area efforts. - You will collaborate closely with our internal.... Experience with Chip design and verification front end flows is a plus: Working verification experience with UVM testbenches...

Company: Apple
Location: Austin, TX
Posted Date: 01 Oct 2025

Sr. Digital IC Design Engineer

. Digital Integrated Circuit (IC) Design Engineer is responsible for designing, developing and validating a variety of digital... integrated circuit blocks and systems. Ahead of detailed design, the Sr. Digital IC Design Engineer will actively participate...

Company: Semtech
Location: San Diego, CA
Posted Date: 28 Sep 2025
Salary: $120000 - 183000 per year

Physical Design Engineer

, and verification or similarly for custom circuit design/layout flow. Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso... for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement...

Company: Qualcomm
Location: Austin, TX
Posted Date: 27 Sep 2025
Salary: $98500 - 147700 per year

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're... verification, electromigration, voltage drop, logic equivalency and other signoff checks) Develop/improve physical design...

Company: SpaceX
Location: USA
Posted Date: 11 Sep 2025

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're... verification, electromigration, voltage drop, logic equivalency and other signoff checks) Develop/improve physical design...

Company: SpaceX
Location: USA
Posted Date: 11 Sep 2025

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're... verification, electromigration, voltage drop, logic equivalency and other signoff checks) Develop/improve physical design...

Company: SpaceX
Location: USA
Posted Date: 09 Sep 2025

Physical Design Engineer (Silicon Engineering)

ultimate goal of enabling human life on Mars. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're..., develop timing, power and area design targets, and explore RTL/design tradeoffs Resolve design/timing/congestion and flow...

Company: SpaceX
Location: USA
Posted Date: 09 Sep 2025

Physical Design Engineer II (Silicon Engineering)

ultimate goal of enabling human life on Mars. SOC/ASIC PHYSICAL DESIGN ENGINEER II (SILICON ENGINEERING) At SpaceX we're..., develop timing, power and area design targets, and explore RTL/design tradeoffs Resolve design/timing/congestion and flow...

Company: SpaceX
Location: USA
Posted Date: 09 Sep 2025
Salary: $140000 - 170000 per year

2026 Summer -FPGA Design Engineer Intern - Dallas TX

design flows for synthesis, place and route, timing closure, and design verification testing Desired Skills.... Job Responsibilities Support architecture tradeoff projects. Participate in RTL coding and test bench development Contribute in FPGA...

Company: Leonardo DRS
Location: Dallas, TX
Posted Date: 24 Dec 2025

Senior Video Design Engineer

and managing multiple tasks Principal duties: RTL implementation using Verilog/SystemVerilog Design optimization for power... technologies MS degree with 3+ years in multimedia architecture, video codec standards, VLSI design, and verification Proficiency...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 21 Dec 2025
Salary: $122500 - 183700 per year

Analog Design Engineer

and timing analysis, and reliability checks. Interface with cross-functional teams like RTL, Verification and Physical Design... industry. THE PERSON: Ideal candidate would be the one with not only strong circuit design knowledge, but also clear...

Location: Folsom, CA
Posted Date: 21 Dec 2025

Staff Video Design Engineer

technologies MS degree with 7+ years in multimedia architecture, video codec standards, VLSI design, and verification Proficiency... video codec designs Conducting performance, power, and area tradeoff analyses RTL implementation using Verilog...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 21 Dec 2025

Senior/Principal ASIC Digital Design Engineer

methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification... through novel CPU design, crypto cores, purpose-built system-on-a-chip architectures and hardened operating systems...

Company: Idaho Scientific
Location: Boise, ID
Posted Date: 19 Dec 2025

Principal Physical Design Engineer

Responsible for SOC Top Level Design Planning and partitioning strategies. Responsible for RTL to GDS implementation... in Physical Design domain. Coordinate with CAD, RTL/Design teams/DFT, Architecture team, Power & Performance team, Technology team...

Company: Microsoft
Location: Hillsboro, OR
Posted Date: 19 Dec 2025

Staff Physical Design Engineer

. Key responsibilities include: Work with design teams across various disciplines such as Digital/RTL/Analog to ensure... with RTL design teams to drive assembly and design closure. Provide technical direction, coaching, and mentoring to junior...

Company: Marvell
Location: Burlington, VT
Posted Date: 19 Dec 2025
Salary: $106700 - 157840 per year

ASIC Digital Design Engineer

architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal... Problem, Not the Symptom. Idaho Scientific designs and deploys secure system solutions through novel CPU design, crypto...

Company: Idaho Scientific
Location: Boise, ID
Posted Date: 18 Dec 2025

Memory Subsystem Design and Integration Engineer

your career. THE ROLE The Memory Subsystem team is seeking experienced RTL design engineers to contribute to the development... solutions for marketing/feature change requests Work closely with Design teams for Area and Floorplan refinement, Verification...

Location: Austin, TX
Posted Date: 18 Dec 2025

Senior ASIC Design Engineer (NetSec)

. You will own module design from specification through silicon bring-up, working with world-class verification and physical-design... specifications. Design SystemVerilog RTL that meets area, performance, and power targets. Verify your blocks with simulation...

Location: Santa Clara, CA
Posted Date: 17 Dec 2025

Senior Staff Design Architecture Engineer

design and verification (UVM a plus). Scripting in MATLAB/Python preferred. Qualifications B.S./M.S. in Electrical... margin and stability analysis; architect and design robust loop compensation. Model and simulate regulator behavior (steady...

Location: Austin, TX
Posted Date: 17 Dec 2025

Senior ASIC Design Engineer (NetSec)

. You will own module design from specification through silicon bring-up, working with world-class verification and physical-design... specifications. Design SystemVerilog RTL that meets area, performance, and power targets. Verify your blocks with simulation...

Location: Santa Clara, CA
Posted Date: 17 Dec 2025