Responsibilities: Architect and design high-performance data cache subsystems and coherent interconnects. Develop performance models... focused on designing and implementing Data Caches and a Coherent Interconnect for cutting-edge SoCs. As a key contributor...