Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Implementation, DFT Engineer, Location: Bangalore, Karnataka

Page: 1

ASIC Implementation, DFT Engineer

Implementation, DFT Engineer Responsibilities Develop and implement DFT strategies for data center scale large/disaggregated SOCs...Meta is hiring ASIC DFT Engineers within our Infrastructure organization to work on Design for Test (DFT) methodologies...

Company: Meta
Posted Date: 28 Sep 2025

ASIC Implementation, DFT Engineer

), ensuring fault coverage and testability. ASIC Implementation, DFT Engineer Responsibilities Develop and implement DFT...We are looking for a highly skilled and experienced DFT Engineer to become part of our team. Our DFT Engineers...

Company: Meta
Posted Date: 25 Jul 2025

Technologist - ASIC Development Engineering (DFT)

projects. Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs.... Job Description We are seeking a highly skilled and experienced DFT Engineer to join our dynamic team of engineers to develop the next-generation...

Company: SanDisk
Posted Date: 24 Sep 2025

ASIC Engineer, Frontend Implementation RDC/CDC

for data center applications. As an ASIC Frontend Implementation Engineer, your primary focus will be on the front-end...Meta is hiring talented individuals to join our Infrastructure organization as ASIC Frontend Implementation Engineers...

Company: Meta
Posted Date: 17 Sep 2025

Lead DFT Engineer

Job Title: Lead DFT Engineer Location: Bengaluru Experience: 12+ Years Notice Period: 30days Role Overview... We are seeking an experienced Lead DFT Engineer to drive the integration and optimization of Design-for-Test (DFT) architecture...

Posted Date: 30 Sep 2025

Soc DFT Design Engineer

for architecture, design, and implementation of critical Design-for-Test (DFT) and Design-for-Debug (DFD) features for cutting edge AMD... global design locations on design-for-test (DFT) design and implementation, tool and methodology development, project...

Posted Date: 23 Sep 2025

Senior DFT Engineer

of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part.... Make history. We are seeking a seasoned and strategic Sr DFT Engineer to Lead end-to-end Design-for-Test (DFT) planning...

Company: Amazon
Posted Date: 29 Aug 2025

Principal Engineer / DFT

Responsible for SoC DFT Architecture definition/implementation/verification/silicon debug of SoC/Full Chip.... Job Description In your new role you will: Responsible for SoC DFT Architecture definition/implementation/verification/silicon debug of SoC...

Company: Infineon
Posted Date: 05 Sep 2025

Staff Engineer-DFT

. Experience in Industry: 8+ years of in DFT implementation, verification and post silicon debug areas Contact: swati.gupta...he ability to work as an individual and as part of a team to deliver complex SoCs starting from the creation of the DFT...

Company: Infineon
Posted Date: 20 Aug 2025

Staff DFT Engineer

. Collaborating with RTL Design, Physical Design teams and ASIC vendors to ensure proper test implementation for automotive grade SoC.... Work closely with IP vendors on proper DFT Implementation of the IPs in SoC. Supporting post-silicon bring-up and debug...

Company: Aeva
Posted Date: 01 Aug 2025

ASIC Design Engineer

of Echo devices is looking for a Senior SoC Integration Design Engineer to continue to innovate on behalf of our customers... devices. You will help define the processes, methods and tools for design and implementation of large complex SoCs. Develop...

Company: Amazon
Posted Date: 01 Aug 2025

Technical Director, ASIC Architecture

for learning and engineering innovative and efficient solutions 18+ years of experience in Digital ASIC implementation at chip... and interop planning Strong knowledge of ASIC implementation flows, challenges and foresight Proven written and verbal...

Company: MaxLinear
Posted Date: 26 Sep 2025

ASIC RTL / Soc Design Lead

_ MTS SILICON DESIGN ENGINEER THE ROLE: The focus of this role in the AECG ASIC organization is to provide hands...-architecture of ASIC building blocks and necessary infrastructure based on architecture, PPA, DFT, Functional Safety requirements...

Posted Date: 28 Aug 2025

PMTS Silicon Design Engineer

_ PMTS SILICON DESIGN ENGINEER ABOUT THE DEPARTMENT Central DFX (CDFX) is a centralized ASIC design group within AMD... designs. Oversee implementation and verification of DFT RTL build, scan insertion, ATPG, BIST (MBIST, LBIST), boundary scan...

Posted Date: 01 Oct 2025

Sr SOC Physical Design Engineer, Hardware Compute Group

of Echo devices is looking for a Sr. Physical Design Engineer to continue to innovate on behalf of our customers.... Have fun. Make history. As a Physical Design Engineer, you will: - Work with RTL/logic designers to drive architectural...

Company: Amazon
Posted Date: 25 Sep 2025

Lead RTL SOC Design & integration Engineer

_ SMTS SILICON DESIGN ENGINEER Drive and lead execution with SOC teams for Design. Drive efficiency on execution of SOC... quality and timely delivery to various teams like DV, DFT, Emulation & PD. Work with the architecture team on high-level arch...

Posted Date: 10 Sep 2025

Lead Static Timing Analysis Engineer

We are seeking an experienced Lead STA Engineer to take ownership of the static timing closure process for complex ASIC... industry-standard STA tools. Analyze timing reports and debug violations, providing guidance to physical design, RTL, and DFT...

Posted Date: 28 Aug 2025

DFX Software QA Test Dev Engineer

. Supporting the development of tools using C++/Python/TCL. Working cross-functionally with DFT Methodology, Implementation..., to amplify human creativity and intelligence. As an engineer of our Software Quality Assurance (QA) team, you will orchestrate...

Company: Nvidia
Posted Date: 23 Jul 2025

Lead RTL Design integration Engineer

in SOC integration and implementation - IP Integration, SOC fabrics, Voltage / Clock domain crossings, DFT, Power intent..., Timing analysis, Floorplan convergence, Physical design implementation and signoff. Experience in ASIC execution, customer...

Posted Date: 10 Sep 2025

Senior Staff Engineer

DFT spec, implementation, verification, and Post silicon debug. Job Description In your new role you will: The... starting from the creation of the DFT spec, implementation, verification, and Post silicon debug. In addition, be self...

Company: Infineon
Posted Date: 10 Sep 2025