Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Synopsys, Location: India

Page: 16

Power, Performance & Silicon Modeling Engineer

and flows (e.g., Synopsys, Cadence, Siemens). JOB PURPOSE: Build, deploy, and support a world-class, power-aware design flow... examples): - Front-end/Verification: Synopsys VCS + VC LP/Verdi; Cadence Xcelium/Conformal LP; Siemens Questa...

Posted Date: 20 Jan 2026

Physical Design Lead (CPU Team)

tools - Synopsys fusion compiler, Cadence, PrimeTime, StarRC, Calibre, Apache Redhawk Preferred Experience 8+ years...

Company: Best NanoTech
Location: Karnataka
Posted Date: 19 Jan 2026

Analog Mixed-Signal Verification Engineer

, Synopsys CustomSim, and Cadence Virtuoso for PEX extraction, LVS/DRC signoff, and post-layout simulation... extraction (PEX) tools such as Calibre xACT/xRC and/or Synopsys StarRC. Proficiency in post-layout simulation and layout-aware...

Posted Date: 18 Jan 2026

Senior Program Manager - Embedded SW & Toolchain

and testing tools such as MATLAB/Simulink, Synopsys TPT, Git, MXAM, etc. Proficiency in agile way of working. Familiarity...

Company: Mercedes-Benz
Posted Date: 16 Jan 2026

Senior Principle DV Engineer

verification. Proficiency in SystemVerilog, UVM, and constrained-random verification. Familiarity with EDA tools (Synopsys VCS...

Posted Date: 16 Jan 2026

Senior Principal Physical Design Engineer

expertise in industry-standard EDA tools for physical design (e.g., Cadence Innovus/Tempus, Synopsys Fusion Compiler/PrimeTime...

Posted Date: 16 Jan 2026

Physical Design Lead (CPU Team)

tools - Synopsys fusion compiler, Cadence, PrimeTime, StarRC, Calibre, Apache Redhawk PREFERRED EXPERIENCE: 8+ years...

Posted Date: 16 Jan 2026

Senior Principal SoC Design Engineer

/Package teams during SoC design Familiarity with EDA tools (Synopsys, Cadence). Deep knowledge of low-power design...

Posted Date: 15 Jan 2026

Senior Frame Design Development and Tape-Out Coordination Engineer

with physical design & verification software (Mentor Graphics, Synopsys or Cadence Design Systems) will be considered as an added...

Company: Infineon
Posted Date: 15 Jan 2026

Lead Physical Design Engineer

Suite from Cadence & Synopsys (Innovus & ICC2) Strong experience on Static Timing Analysis (PrimeTime - SI), EM/IR-Drop...

Company: Cyient
Posted Date: 15 Jan 2026

Frond End Design- STA Engineer

such as Synopsys Design Compiler, PrimeTime, PrimePower, Power Artists , or equivalent. Experience with power analysis...

Posted Date: 15 Jan 2026

Principal Engineer - Memory Compiler Circuit Design

CMOS, semiconductor physics, DFT, Verilog/VHDL, scripting (Perl/Python/TCL). Tools: Cadence Virtuoso, Synopsys tools...

Company: Marvell
Posted Date: 14 Jan 2026

Senior SoC Director ( Bangalore )

, power analysis, timing analysis in Cadence / Synopsys design environments Directed and constrained random verification, UVM...

Company: Best NanoTech
Location: Karnataka
Posted Date: 14 Jan 2026

Principal Engineer - Memory Compiler Tiler/CAD

, scripting (Perl/Python/TCL). Tools: Cadence Virtuoso, Synopsys tools (Design Compiler, PrimeTime), HSPICE, Spectre, solido...

Company: Marvell
Posted Date: 14 Jan 2026

Senior DFT Engineer

for complex SoCs. Tool Proficiency: Expert-level knowledge of industry-standard tools: Siemens (Mentor) Tessent, Synopsys TestMAX...

Company: Best NanoTech
Location: Karnataka
Posted Date: 14 Jan 2026

Senior Engineer AI/ML

such as Synopsys Virtualizer, ASTC,VLAB etc. based on Visual Studio, g++ (for Linux) Proficient knowledge of computer architecture...

Company: Infineon
Posted Date: 14 Jan 2026

Memory Design Engineer - SRAM and ROM (Multiple positions 2-18 YoE)

Applicant should have a proficient knowledge of and experience with EDA (Cadence, Mentor Graphics, Synopsys…) tools...

Posted Date: 11 Jan 2026

Lead Engineer - ASIC Design

and international cross-site collaboration. Experience with Cadence and Synopsys front-end and middle-end design suites. Team-oriented...

Company: Ericsson
Posted Date: 09 Jan 2026

Senior Engineer - ASIC Design

Assertions Experience with Cadence and Synopsys front-end and middle-end design suites. Team-oriented, prioritizing team success...

Company: Ericsson
Posted Date: 09 Jan 2026

Physical Design Lead

., Cadence Innovus, Synopsys ICC2, Tempus/PrimeTime, RedHawk, Voltus, etc.). Demonstrated success in closing challenging blocks...

Posted Date: 09 Jan 2026