Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Senior EDA Engineer, Location: Bangalore, Karnataka

Page: 3

Staff Engineer, Design Verification Engineering

Engineer About the Role As a Staff Design Verification Engineer at Analog Devices, you will provide technical leadership... while representing ADI in interactions with key customers and industry partners. This senior position involves significant influence...

Posted Date: 01 Aug 2025

Staff Engineer, Design Verification Engineering

Engineer About the Role As a Staff Design Verification Engineer at Analog Devices, you will provide technical leadership... while representing ADI in interactions with key customers and industry partners. This senior position involves significant influence...

Posted Date: 01 Aug 2025

Lead RTL Design integration Engineer

. Presenting status update to senior executives. Good understanding of sign-off flows like Lint, CDC, RDC, Formal Equivalence, Low... development ideas/forums. Collaborate with CAD and EDA vendors to further strengthen AMD and S3 design methodology...

Posted Date: 10 Sep 2025

Principal Engineer - SOC Clocking

of junior and senior designers. Review and approve specifications, schematics, simulations, and post-layout signoff for high...-reliability silicon meeting clock and circuit specs. Partner with foundries, EDA vendors, and internal silicon validation teams...

Company: Intel
Posted Date: 03 Aug 2025

IP Verification Lead( LPDDR/DDR PHY)

_ SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the Circuit Technology Group, you will help bring to life cutting... silicon success. THE PERSON: A successful candidate will work with senior silicon design engineers. The candidate...

Posted Date: 25 Sep 2025

GLS Technical Manager

Job Requirements Job Description Job Title: Senior Gate-Level Simulation (GLS) Verification Engineer Location... skilled and meticulous Gate-Level Simulation (GLS) Verification Engineer to serve as the last line of defense before silicon...

Company: Quest Global
Posted Date: 17 Sep 2025

GLS Lead

Job Requirements Job Description Job Title: Senior Gate-Level Simulation (GLS) Verification Engineer Location... skilled and meticulous Gate-Level Simulation (GLS) Verification Engineer to serve as the last line of defense before silicon...

Company: Quest Global
Posted Date: 17 Sep 2025

Associate III - VLSI IO Design

: * Languages and Programming skills:a. System Verilog Verilog VHDL UVM C C++ Assembly Perl TCL/TK Makefile Spice (any one) EDA... Additional Comments: Job Title : IO Design Engineer • Bachelors/Masters degree in Electronics & Communication/Electrical...

Company: UST
Posted Date: 13 Sep 2025

IP Verification Lead

_ SMTS SILICON DESIGN ENGINEER - Verification Lead THE ROLE: As an SMTS Design Verification Engineer in AMD’s Infinity... (Data) Fabric team, you will be a senior technical leader responsible for driving verification of high-performance, scalable...

Posted Date: 18 Aug 2025

Associate II - VLSI SC Char

from senior engineers Ensure quality delivery as approved by the senior engineer or project lead Measures of Outcomes... Makefile Spice (any one) EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC...

Company: UST
Posted Date: 15 Aug 2025

Associate II - VLSI

from senior engineers Ensure quality delivery as approved by the senior engineer or project lead Measures of Outcomes... Makefile Spice (any one) EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC...

Company: UST
Posted Date: 03 Aug 2025

Associate II - VLSI

from senior engineers Ensure quality delivery as approved by the senior engineer or project lead Measures of Outcomes... Makefile Spice (any one) EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC...

Company: UST
Posted Date: 03 Aug 2025

Associate II - VLSI

from senior engineers Ensure quality delivery as approved by the senior engineer or project lead Measures of Outcomes... Makefile Spice (any one) EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC...

Company: UST
Posted Date: 03 Aug 2025

Tech Manager - Physical Design

Job Requirements We are looking for a highly experienced and technically strong Senior Lead Physical Design Engineer.... Work Experience We are looking for a highly experienced and technically strong Senior Lead Physical Design Engineer...

Company: Quest Global
Posted Date: 23 Jul 2025