Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SOC Design Verification Lead, Location: Bangalore, Karnataka

Page: 4

ASIC Design Engineer | 6 to 9 years

design background with hands-on experience in RTL design with in-depth knowledge of ASIC/SoC development cycle, the.... Validated experience in implementation: specification, RTL design, lint, cdc, timing analysis, formal verification, system...

Company: Cisco Systems
Posted Date: 12 Jul 2025

Principal Engineer, RTL ASIC Design

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Infrastructure Processor Business Unit.... The SoC family of multi-core CPU processors and Radio Access SoCs offer best-in-class performance, low power, rich...

Company: Marvell
Posted Date: 10 Jul 2025

Lead II - Semiconductor Product Validation

knowledge of the product Additional Comments: Client Job Title: SOC Design Verification Engineer UST Job Title: Lead II....com. The Opportunity: UST is looking for 06 SOC Design Verification Engineer. Key Roles & Responsibilities: We are seeking...

Company: UST
Posted Date: 28 Sep 2025

Senior Technical Lead

++ solutions. (1.) Key Responsibilities 1. Lead a team of c++ developers in the design, development, and implementation of c...)-VLSI-Verification Methodology-UVM Skill Level 3 (Secondary Skill 2) Technical Skills (ERS)-VLSI-Technology-SoC Skill...

Company: HCLTech
Posted Date: 21 Sep 2025

Technical Lead - RTL

expertise with leadership and cross-functional collaboration skills. Key Responsibilities: Lead RTL design and micro...-architecture development for IP/SoC components. Translate design specifications into efficient and high-quality RTL code (Verilog...

Company: Quest Global
Posted Date: 04 Sep 2025

Lead I - Embedded Software

project Number of review feedback post Software Lead II review based on project SLA Number of design and test defects post...: * Lead requirement engineering; collaboration with internal and external customers to understand their needs Design...

Company: UST
Posted Date: 28 Aug 2025

Lead I - Embedded Software

project Number of review feedback post Software Lead II review based on project SLA Number of design and test defects post...: * Lead requirement engineering; collaboration with internal and external customers to understand their needs Design...

Company: UST
Posted Date: 28 Aug 2025

Embedded Lead - Camera Electronics

is looking for a passionate Lead- Payload Electronics to design and develop satellite payload electronics. The engineer will be responsible... management. Lead a team of FPGA and embedded software developers to develop RTL/Firmware design requirements, architecture...

Company: Digantara
Posted Date: 23 Aug 2025

Senior Tech Lead - DV

Job Requirements Design Verification professional with a proven track record in leading DV projects for complex SoC... of hands-on experience in ASIC/SoC Design Verification. Strong expertise in SystemVerilog, UVM, and simulation tools (e.g...

Company: Quest Global
Posted Date: 18 Aug 2025

Embedded Lead - Satellite Payload

is looking for a passionate Lead- Payload Electronics to design and develop satellite payload electronics. The engineer will be responsible... management. Lead a team of FPGA and embedded software developers to develop RTL/Firmware design requirements, architecture...

Company: Digantara
Posted Date: 14 Aug 2025

Chip Top lead

, verification, and package teams for design convergence. Lead ECO cycles for timing, congestion, and physical sign-off closure...Job Requirements Role Overview We are looking for an experienced Physical Design Chip Lead to lead the end-to-end...

Company: Quest Global
Posted Date: 06 Aug 2025

Technical Lead - DV

and drive SOC Design Verification for an ARM based SoC Design. Extensive experience in SV/UVM based SOC or IP Verification.... Strong knowledge in CPU based SOC architecture. Develop and execute System Verilog/UVM Testbenches for SOC/IP Verification Develop SV...

Company: Quest Global
Posted Date: 19 Jul 2025

Senior Technical Lead

++ solutions. (1.) Key Responsibilities 1. Lead a team of c++ developers in the design, development, and implementation of c...)-VLSI-Verification Methodology-UVM Skill Level 3 (Secondary Skill 2) Technical Skills (ERS)-VLSI-Technology-SoC Skill...

Company: HCLTech
Posted Date: 16 Jul 2025

Urgently Hiring 10 + Years of DFT Lead Engineers_Exposure on SCAN insertion, ATPG and pattern simulation/debug._Bangalore Location_CTC 80 LPA+

has extensive experience in planning, implementation and verification of DFT features for multiple SoC. Direct Responsibilities... and Repair implementation and verification  TOP DFT architecture Design  ATE vector setup and Yield improvement  The...

Company: Angel & Genie
Posted Date: 27 Sep 2025

Lead Full Chip timing, STA Expertise

_ PMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced physical design team... of Server SOC and is responsible for full chip timing, constraints and signoff s to meet challenging goals for frequency, power...

Posted Date: 20 Sep 2025

GLS Lead

: Bangalore, Karnataka, India Team: SoC Design Verification / Silicon Sign-off Position Summary We are seeking a highly...Job Requirements Job Description Job Title: Senior Gate-Level Simulation (GLS) Verification Engineer Location...

Company: Quest Global
Posted Date: 17 Sep 2025

Emulation Lead Engineer, Senior

General Summary: Job Summary: 6-10 years of experience in Emulation of complex Qualcomm propriety DSP IP DSP design team... is responsible for delivering high-performance DSP cores which are at the heart of Qualcomm's multi-tier SoC roadmap targeted...

Company: Qualcomm
Posted Date: 05 Sep 2025

Technical Lead I - VLSI

Design/Module. Provide support and guidance to engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis... / Verification / DFT / Physical Design / STA / PV / Circuit Design / Analog Layout etc. Understanding of the design flow...

Company: UST
Posted Date: 14 Aug 2025

Lead RTL integration Engineer - IP/subsystems

/SoC team. KEY RESPONSIBLITIES: Design of IP and subsystems with integration of AMD and other 3rd party IPs Perform... of the IP team to support design verification, implementation (synthesis, constraints, static timing analysis), and delivery...

Posted Date: 13 Aug 2025

Technical Lead II - VLSI

: Job Description: • Experience in IP / SOC verification on multimillion Gate and complex Design with multiple clocks with minimal supervision • Hands... contributor take ownership for any one or more task/module of RTL Design/Module Verification/PD/DFT/Circuit Design/Analog Layout...

Company: UST
Posted Date: 03 Aug 2025