Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: RTL Design Engineer, Location: India

Page: 21

Staff Synthesis & STA Engineer

on Synthesis/STA of 4+ successful tapeouts at lower geometries Familiar with digital flow design aspects RTL to GDS Proficiency..., ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at and on and . Staff Synthesis & STA Engineer...

Posted Date: 12 Dec 2025

Wireless R&D IP Verification Engineer, Staff

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical..., including: Design analysis and verification planning. Developing test benches and writing test cases using SystemVerilog/UVM...

Company: Qualcomm
Posted Date: 11 Dec 2025

Wireless R&D IP Verification Lead Engineer, Senior

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical..., including: Design analysis and verification planning. Developing test benches and writing test cases using SystemVerilog/UVM...

Company: Qualcomm
Posted Date: 11 Dec 2025

Wireless R&D IP Verification Engineer, Staff

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical..., including: Design analysis and verification planning. Developing test benches and writing test cases using SystemVerilog/UVM...

Company: Qualcomm
Posted Date: 11 Dec 2025

GPU Formal Verification Senior Engineer

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical.... GPU Formal Verification Engineer In the role of GPU Formal Verification Engineer, your project responsibilities...

Company: Qualcomm
Posted Date: 10 Dec 2025

Staff Engineer, STA

, Tempus). Implement ECOs for timing fixes and validate changes. Collaborate with RTL, physical design, and DFT teams... Business Unit (DBU) is seeking a Staff STA Engineer to lead timing sign-off and closure for complex mixed-signal SoCs...

Posted Date: 06 Dec 2025

Senior ASIC Engineer, Switch SoC

We are currently seeking an expert SOC Design and Integration Engineer with strong design fundamentals to work... in multiple ASIC projects including ASIC architecture, Micro-Architecture, RTL design, verification, timing closure & Physical...

Company: Nvidia
Posted Date: 04 Dec 2025

Principal Engineer - Chip DFT Lead

Job Description We are seeking a highly skilled Principal Engineer - DFT Lead to drive Design-for-Test (DFT) strategy... and integrate DFT logic into RTL and physical design flows Ensure seamless interaction with synthesis, timing closure...

Posted Date: 03 Dec 2025

Senior Emulation and Prototyping Engineer

Engineer The Engineering Enablement team is responsible for providing tools, methodologies, and support to engineering teams... and promoting the adoption of design verification tools and methodologies to executing high-value engagements that directly improve...

Posted Date: 03 Dec 2025

IP Verification Engineer

your career. IP Verification Engineer THE ROLE: The focus of this role is to plan, build, and execute the verification... of new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design. THE PERSON...

Posted Date: 03 Dec 2025

CPU Post Silicon Validation Engineer

your career. SILICON DESIGN ENGINEER 2 THE ROLE: As a Silicon Design Engineer, you will work with formal experts... formal verification for the block and write formal properties and assertions to verify the design Coordinate with RTL...

Posted Date: 29 Nov 2025

CPU Power Engineer

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... to improve quality of results. · Work closely with RTL design, physical design, low power and automation teams to optimize...

Company: Qualcomm
Posted Date: 27 Nov 2025

LEAD PLATFORM EMULATION ENGINEER

cause; work with RTL and firmware engineers to resolve design defects and correct any test or infra issues Responsible... your career. LEAD PLATFORM EMULATION ENGINEER: THE ROLE: The focus of this role is to plan, build, execute the verification...

Posted Date: 27 Nov 2025

PLATFORM EMULATIION ENGINEER

cause; work with RTL and firmware engineers to resolve design defects and correct any test or infra issues Responsible... your career. PLATFORM EMULATIION ENGINEER: THE ROLE: We are looking for an adaptive, self-motivative platform emulation...

Posted Date: 27 Nov 2025

PLATFORM EMULATION ENGINEER

your career. MTS SILICON DESIGN ENGINEER THE ROLE: The focus of this role is to plan, build, execute the verification... cause; work with RTL and firmware engineers to resolve design defects and correct any test or infra issues Responsible...

Posted Date: 27 Nov 2025

Lead Software Engineer (Safety/MCAL)

understanding of FPGA architecture, system-level design, and prototyping flow from RTL to implementation. Good understanding... combination of design, development, and fabrication services to some of the world’s most inspired technology companies...

Posted Date: 23 Nov 2025

CPU Emulation Sr Lead Engineer

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...+ year of Hardware Engineering or related work experience. Job Description Job Overview: As a CPU Emulation Engineer...

Company: Qualcomm
Posted Date: 23 Nov 2025

Senior Lead Verification Engineer (Leadership role)

using Perl, Ruby, Make, or similar. Exposure to RTL design, software development, formal verification, or other related... your career. Sub System Verification Lead Engineer: THE ROLE: The Infinity Fabric transport layer verification team...

Posted Date: 19 Nov 2025

Performance Verification Engineer

your career. SENIOR SILICON PERFORMANCE VERIFICATION ENGINEER THE ROLE: The successful candidate will join AMD's Computing... through modeling and RTL simulation. This role will involve working with SOC and IP architects to evaluate and improve...

Posted Date: 19 Nov 2025

Principal DFT Engineer

for stuck-at, transition, and critical path faults. Integrate DFT with RTL and physical design teams; resolve complex trade... automation and reporting. Solid knowledge of RTL design, synthesis, timing, and SoC architecture constraints. Demonstrated...

Posted Date: 19 Nov 2025