Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Post Silicon Validation Engineer, Location: San Jose, CA

Page: 1

Post Silicon Validation Engineer

fast. Post Silicon Validation Engineer Mission: drive and yield, quality & reliability for the most advanced... AI accelerator on the market. Responsibilities & opportunities in this role: Bring-up & Silicon Characterization Validation...

Company: Groq
Location: San Jose, CA
Posted Date: 26 Sep 2025

Silicon Architect Lead / Principal Engineer

Silicon Architect Lead / Principal Engineer US Citizen or US Permanent Resident San Jose, California or remote..., and validation teams through pre/post-Si stages to ensure best-in-class PPA, microarchitecture. Requirements: BS/MS in EE/ECE...

Location: San Jose, CA
Posted Date: 02 Oct 2025

Staff Engineer Validation

We are currently seeking a Staff Engineer Validation with post-silicon validation on bench experience... apply today! Job Description In your new role you will: Post silicon validation on bench for automotive Ethernet application products, including PHY...

Company: Infineon
Location: San Jose, CA
Posted Date: 27 Sep 2025

Validation Engineer - New College Grad

. The engineer will work on developing the validation environment across bench and system for performance specification... compliance using our PMIC designs. The engineer will require experience in application and validation of the Power Management IC...

Company: Rambus
Location: San Jose, CA
Posted Date: 11 Sep 2025
Salary: $66200 - 123000 per year

Platform Validation Engineering Lead

integrity, and overall system robustness. Post-Silicon Characterization: Collaborate on post-silicon validation efforts...Platform Validation Engineer Lead About Etched Etched is building AI chips that are hard-coded for individual model...

Company: Etched
Location: San Jose, CA
Posted Date: 12 Sep 2025

Senior Power Management Engineer

and domain handshakes. Support silicon bring up: assist with post silicon validation of retention sequences, isolation logic... integration Exposure to post silicon validation, lab bring up of power state transitions, and diagnostic logging...

Location: San Jose, CA
Posted Date: 02 Oct 2025

Analog/Mixed-Signal Verification Engineer (remote)

coverage-driven solutions. Contribute to post-silicon validation, debugging, and characterization efforts to ensure...Analog/Mixed-Signal Verification Engineer Must be a US Citizen Remote / work from home Full-time/employee + Benefits...

Location: San Jose, CA
Posted Date: 28 Sep 2025

Sr Staff Hardware System Design Engineer

, and system level hardware and software issues Design boards intended for ASIC bring-up and post-silicon validation testing... fast. Sr Staff Hardware System Design Engineer Mission: Perform detailed circuit design and analysis and component...

Company: Groq
Location: San Jose, CA
Posted Date: 25 Sep 2025

Hardware Engineer

the post-silicon validation cycle to meet Product Quality and Time to Market Metrics. We develop test requirements... as a Hardware Engineer in the Silicon Operations team taking Silicon One ASICS from prototype to production. You will be working...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 24 Sep 2025

System IP Design Verification Engineer

, FPGA Validation, DFT, RTL-to-GDSII, Physical Design, Mask Layout, and Silicon Bring-up. Our embedded services include... Analyze and solve issues found in gate-level and power-aware scenarios (UPF) Contribute to post-silicon debug activities...

Company: Prodapt
Location: San Jose, CA
Posted Date: 24 Sep 2025

System IP Design Verification Engineer

, UVM Verification, Emulation, FPGA Validation, DFT, RTL-to-GDSII, Physical Design, Mask Layout, and Silicon Bring-up...) Contribute to post-silicon debug activities as needed Requirements Familiarity with ARM-based standards, for example CHI...

Company: Prodapt
Location: San Jose, CA
Posted Date: 23 Sep 2025

Senior DFx/RTL Engineer

integration and validation of the Test logic in all phases of the implementation and post silicon validation flows. Your team... Post silicon validation using DFT patterns. Why Cisco? #WeAreCisco, where each person is unique, but we bring...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 22 Jul 2025