Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Place and Route Design Automation Engineer, Location: San Jose, CA

Page: 1

Senior SOC Physical Design/Power Analysis/RDL Engineer

Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning... the world’s #1 FPGA company! About the Role: Altera is seeking a Sr. SoC Physical Design/Power Analysis/RDL Engineer...

Company: Altera
Location: San Jose, CA
Posted Date: 27 Feb 2026
Salary: $127400 - 184400 per year

ASIC Design Verfication Engineer II (Full Time) - United States

). Exposure to scripting languages (e.g., Python, Perl, TCL) for automation. Familiarity with ASIC/SoC design flow including... synthesis, place & route, and timing closure. Preferred Qualifications Experience with ASIC verification methodologies (e.g...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 26 Jan 2026

Digital Physical Implementation Sr Principal Application Engineer

-AI and signoff, leveraging deep expertise in synthesis, place & route, CTS, floor planning, timing signoff, design convergence... in digital synthesis, place-and-route, static timing analysis, AI in EDA, and achieving timing and power goals for advanced node...

Posted Date: 16 Jan 2026

Sr Application Engineer

-AI and signoff, leveraging deep expertise in synthesis, place & route, CTS, floor planning, timing signoff, design convergence... in digital synthesis, place-and-route, static timing analysis, AI in EDA, and achieving timing and power goals for advanced node...

Posted Date: 20 Feb 2026
Salary: $84000 - 156000 per year

Timing Engineer (Sr. Staff Engineer)

at both block and full-chip level. Experience in synthesis, place-and-route, extraction. In-depth knowledge of advanced timing... the world’s #1 FPGA company! About the Role Altera is looking for a Timing Engineer to lead timing activities...

Company: Altera
Location: San Jose, CA
Posted Date: 26 Feb 2026
Salary: $127400 - 184400 per year

Software Development Engineer III

Expedia Group brands power global travel for everyone, everywhere. We design cutting-edge tech to make travel smoother... for travel and ensure a rewarding career journey. We’re building a more open world. Join us. Software Development Engineer III...

Company: Expedia
Location: San Jose, CA
Posted Date: 25 Feb 2026

Senior Software Development Engineer

a hands-on Senior Software Development Engineer to lead the design, implementation and operational excellence of our cloud...Expedia Group brands power global travel for everyone, everywhere. We design cutting-edge tech to make travel smoother...

Company: Expedia
Location: San Jose, CA
Posted Date: 21 Feb 2026

Software Development Engineer III

Expedia Group brands power global travel for everyone, everywhere. We design cutting-edge tech to make travel smoother... infrastructure available for several hundred production services in EG. We are hiring a hands-on Software Development Engineer...

Company: Expedia
Location: San Jose, CA
Posted Date: 14 Feb 2026

Senior Software Development Engineer

Engineer to lead the design, implementation and operational excellence of our cloud infrastructure and platform capabilities...Expedia Group brands power global travel for everyone, everywhere. We design cutting-edge tech to make travel smoother...

Company: Expedia
Location: San Jose, CA
Posted Date: 14 Feb 2026

Senior Software Applications Engineer

) This position requires knowledge and experience in the entire FPGA development tool flow from design entry to place-and-route... implementation flow such as place-and-route, static timing analysis, and timing closure Solid experience working with Linux...

Location: San Jose, CA
Posted Date: 23 Feb 2026

FPGA Prototyping Toolchain Validation & Regression Lead

your career. THE ROLE: We are seeking an engineer with strong hands-on experience in FPGA build flows, design qualification... of FPGA engineering, software automation, and infrastructure-level validation. KEY RESPONSIBILITIES: FPGA Design & Build...

Posted Date: 11 Dec 2025