Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Physical Design Engineer - SOC, Location: Bangalore, Karnataka

Page: 7

Senior Technical Lead Engineer- Embedded x86 Silicon Health & Quality Initiative

your career. Senior Technical Lead Engineer for Leading the AMD Embedded x86 Silicon Health & Quality Initiative The Role... and knowledge of CPU design to come up with solutions to find and debug any defects seen in silicon. You will drive these efforts...

Posted Date: 28 Sep 2025

Senior Linux Kernel Engineer

_ MTS SOFTWARE SYSTEM DESIGN ENGINEER THE ROLE: The AMD Embedded Linux X86 Software Driver development engineering team... for the x86-64 architecture. Design, develop, Integrate core CPU, GPU and SOC features/drivers for the Linux kernel...

Posted Date: 26 Sep 2025

Principal Signal & Power Integrity Engineer

in collaboration with cross functional teams including systems, IC design, IC physical layout, package/PCB layout, and test...Responsibilities MaxLinear is seeking a Principal Signal & Power Integrity (SI/PI) Engineer to join our growing team...

Company: MaxLinear
Posted Date: 26 Sep 2025

IP Verification Engineer

_ IP Verification Engineer THE ROLE: The verification team at AMD is looking for a Senior Silicon Design Engineer... (NOC) IPs, subsystem and SOC designs. THE PERSON: You have a passion for modern, complex digital design...

Posted Date: 20 Sep 2025

Technical Lead QNX Engineer

/Linux) configuration/development for ARM based SoCs Software product development on SoC with C++14 in embedded context... (low level driver), including object-oriented thinking and meta programming: design, programming, debugging, code quality...

Company: Aptiv
Posted Date: 15 Dec 2025

Silicon Engineer II

, and physical verification. Expertise in timing analysis, timing ECOs strategies and timing signoff is MUST. Large SoC/CPU/IP design... strategies that meet design specifications. Converge the design through all signoff aspects viz., timing, EMIR, physical/layout...

Company: Microsoft
Posted Date: 13 Dec 2025

Senior DFT Engineer

best practices and technology in the industry Work closely with physical design team throughout the development cycle... experience of timing closure/physical design will be an added plus. For positions requiring access to technical data, Analog...

Posted Date: 12 Dec 2025

Boot Firmware Development Engineer

of Intel Architecture SoC platforms. 3) Develop Client platform Boot loader reference code and related documentation for Intel... experience. 2) Strong C and Assembly programming skills with experience with modular software design in Intel Architecture. 3...

Company: Intel
Posted Date: 09 Dec 2025

Staff Engineer, DFT Engineering

with architecture, design, and physical design teams to ensure optimal testability integration. Define and track DFT milestones... plans. Collaborate with physical design and STA teams to implement DFT constraints and strategies for synthesis and timing...

Posted Date: 04 Dec 2025

Staff/ Senior Staff DFT Engineer

, hierarchical flows, SSN/IJTAG). Lead cross‑functional collaboration with RTL, synthesis, physical design, verification... design, synthesis, STA, and physical design flows. Hands‑on scripting experience (TCL, Python, Perl, Shell...

Company: Marvell
Posted Date: 22 Nov 2025

BT System Integration Engineer

Job Details: Job Description: Responsible for the overall design and Integration of wireless communications..., and silicon/SoC components with specific focus on customer requirements and implementation limitations throughout the systems...

Company: Intel
Posted Date: 18 Nov 2025

Distinguished Engineer -Chip Lead

to define micro-architecture/ design implementation (module level & SOC level). Ensure compliance to the company’s design... verification. Reviewing the Emulation plan/ scope to help define Tape-out gating items Coordinating with DFT & Physical design...

Company: Marvell
Posted Date: 15 Nov 2025

Senior DevSecOps Engineer- (EX 7-12Y), Devanahalli Bangalore

for critical services. Design, build, and maintain automated workflows for recovery of monolithic and distributed cloud services... infrastructure design and architecture on public cloud platforms. 6+ years of Hands-on experience with DevOps tools, deployment...

Company: SAP
Posted Date: 14 Nov 2025

Senior DevSecOps Engineer- (EX 7-12Y), Devanahalli Bangalore

for critical services. Design, build, and maintain automated workflows for recovery of monolithic and distributed cloud services... infrastructure design and architecture on public cloud platforms. 6+ years of Hands-on experience with DevOps tools, deployment...

Company: SAP
Posted Date: 13 Nov 2025

ASIC Engineer

Performance verification and analysis. CPU, Memory controller, Bus Interconnect, Cache coherency IP / SOC Design, Micro... Graphics Processing Unit (GPU Design & Verification) BOOT and Power management features for complex SOC’s FPGA Prototype...

Company: Nvidia
Posted Date: 13 Nov 2025

PD Engineer

This position is for Physical Design and Timing Closure of complex, low power SoCs targeted for IOT and MCU markets. 4-7 years... goals for hierarchical blocks/Top. Candidate will work on various stages of physical design implementation which includes...

Company: Quest Global
Posted Date: 17 Oct 2025

Senior Manager - ASIC Development Engineering (DFT,MBIST,SCAN)

to join our dynamic team of engineers to develop the next-generation Flash Controllers. As an SoC DFT Engineer, you will be responsible... with industry standards and customer needs. Working closely with the Design, Verification, Physical Design & Test Engineering teams...

Company: SanDisk
Posted Date: 10 Dec 2025

Technical Lead II - VLSI

/SPI/I2C Microprocessor architecturec. Strong Physical Design / Circuit Design / Analog Layout Knowledged. Strong Synthesis... DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Strong Soft / Hard / Mixed Signal IP Design Processor...

Company: UST
Posted Date: 03 Dec 2025

PCIe/NTB Enablement Lead

your career. PCIe /NTB enablement lead: We are looking for a dynamic, energetic and a strong Enablement Engineer for PCIe.../LPDDRx, NTB etc. Good understanding of CPU subsystem in x86 / any SoC environment and proven expertise in owning...

Posted Date: 03 Dec 2025

Post Silicon- Compliance and Characterization Lead

your career. SMTS SYSTEMS DESIGN ENGINEER THE ROLE: We are seeking a highly skilled SMTS Electrical Validation Engineer... to ensure the successful delivery of Datacenter Server SoC Post-Silicon IO interfaces. You will be instrumental in driving...

Posted Date: 03 Dec 2025