Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Implementation, DFT Engineer, Location: Bangalore, Karnataka

Page: 2

Senior Staff Engineer

DFT spec, implementation, verification, and Post silicon debug. Job Description In your new role you will: The... starting from the creation of the DFT spec, implementation, verification, and Post silicon debug. In addition, be self...

Company: Infineon
Posted Date: 09 Sep 2025

Senior Staff Engineer Design

in VLSI design. Experience in Industry: 10+ years of in DFT implementation, verification and post silicon debug areas... if you have: ASIC flow understanding. The ability to work as an individual and as part of a team to deliver complex SoCs starting...

Company: Infineon
Posted Date: 06 Sep 2025

Senior Staff Power Design Engineer

professional experience. Exposure on ASIC Physical implementation, Layout and Semiconductor device/process through previous work... team part of The Central Engineering PD group at Marvell, Bangalore. This team is part of global Implementation team...

Company: Marvell
Posted Date: 03 Sep 2025

Sr. Staff Engineer - Physical Design

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact This position is with ASIC design... physical implementation (PD) team part of Central Engineering business unit at Marvell, Bangalore. This team as part of global...

Company: Marvell
Posted Date: 24 Aug 2025

DFX CAD Tools Development Engineer

Methodology, Implementation and design teams with important DFT and power tools development tasks. What we need to see: 2... with DFT, DFP is a plus. Familiar with Verilog, VLSI and ASIC design principles, including knowledge of logic cells...

Company: Nvidia
Posted Date: 12 Aug 2025

RTL / Soc Design & Integration Lead

_ MTS SILICON DESIGN ENGINEER THE ROLE: The focus of this role in the AECG ASIC organization is to provide hands...-architecture of ASIC building blocks and necessary infrastructure based on architecture, PPA, DFT, Functional Safety requirements...

Posted Date: 05 Sep 2025

IP Verification - DFX

_ MTS SILICON DESIGN ENGINEER ABOUT THE DEPARTMENT Central DFX (CDFX) is a centralized ASIC design group within AMD... America and Asia. Our mandate is to optimize and standardize design methodology, design and implementation of critical Design...

Posted Date: 31 Jul 2025